VERILOG_SOURCES += $(SPINALROOT)/SdramCtrlTester.v mt48lc16m16a2.v SdramCtrlTester_tb.v
TOPLEVEL=SdramCtrlTester_tb
MODULE=SdramCtrlTester

include ../common/Makefile.sim